The International System-on-Chip (SoC)

Conference, Exhibit & Workshops

www.SoCconference.com

           

 

From Savant
eLearning Services
Corporate Training
Custom Reports
Technical Product Marketing
Seminars
Conferences
 

About Savant

Client Testimonials
Founder
Advisory Board
Savant Affiliates
Contact Info
Savant Opportunities
Press
Home
 

 

1st International System-on-Chip (SoC) Conference

Program Summary*

 

       
  Day One   Company
  Monday, April 19 Session

&

      University
     7:00 am - 5:00  pm Registration Open All Day  
       
     8:00 am - 8:15  am Welcome and Opening Remarks, Technology/Market Trends, Farhad Mafie, President and CEO Savant
     8:15 am - 10:15 am

ASIC/SoC/Foundry for 90nm and Sub-90nm

 
   

ASIC/SoC 90nm and Beyond. Ronnie V. Vasishta,  Vice President of Technology Marketing & CoreWare Engineering

LSI Logic
    Partnering with Foundries to Bring Your SoC Design to Market.  Walter Ng, Senior Director, Design Solutions  Chartered Semiconductor
    An initiative to reduce leakage currents/die sizes in advanced technology ASICs without sacrificing performance. Sunil Baliga, VP Marketing and Business Development, Kawasaki Microelectronics
   

An Emerging New Business Model for the Post-90nm Semiconductor Industry. Bradley Howe, Vice President, IC Design

Altera
   10:15 am - 10:30 am

Morning Break -- Coffee Hosted by @HDL

 
   10:30 am - 12:00 am

SoC Design Challenges 

 
    SoC Tradeoffs in a High-Voltage Isolation Environment:  Based on Experiences with Communication ICs such as Analog Modems. Surinder Rai, Director, Computing Connectivity Division Agere System
    Low-Power SoC Design Using Voltage Islands and Adaptive Voltage Scaling. Gordon Mortensen, Engineering Manager - Advanced Technology National Semiconductor
   

Integration of Third-Party Intellectual Property into an SoC Design. Michael Ou, Principal Design Engineer

Palmchip
   12:00 am - 1:00 pm Lunch  
   1:00 pm - 1:30 pm Keynote Speech:  Engineering the Education: Challenges in Preparing Tomorrow's SoC Technical Workforce. Dr. Raman Menon Unnikrishnan - Dean, College of Engineering and Computer Science CSU, Fullerton
     1:30 pm - 3:30 pm

Configurable CPUs and DSPs for SoC Platform Design

 
   

ARCís turnkey embedded solutions for SoC Design: processor core, real-time operating system, development tools, and peripheral hardware and software IP. David Fritz, Vice President of Marketing for SoC

ARC International
   

Designing with Configurable Processors Instead of RTL. Steve Leibson, Technology Evangelist

Tensilica

    Meeting the SoC needs of demanding next-generation consumer applications. Ralph Weir, Director of Technical Marketing  Elixent
    Reconfigurable Digital Signal Processors (RDSPs). Dr. Nader Bagherzadeh UC Irvine
    3:30 pm - 3:50 pm Afternoon Break  
    3:50 pm - 5:30 pm

Panel

Panel: Configurable CPUs/DSPs for SoC Platform Design

 

Moderator: Ron Wilson, Editor, EE Times.

Panelists:

1) David Fritz, Vice President of Marketing for SoC, ARC International

2) Steve Leibson, Technology Evangelist, Tensilica

3) Dr. Nader Bagherzadeh, Professor, Department of Electrical and Computer Engineering, UCI

4) Ralph Weir, Director of Technical Marketing, Elixent

5) Chinh Le, CEO and CTO, LeWiz Communications Inc.

 

 

 
    5:30 pm - 8:00 pm  Exhibition Room Open  
       
       
  Day Two   Company
  Tuesday, April 20 Session

&

      University
    7:00 am - 5:00 pm Registration Open  
       
    7:45 am - 8:00 am The Next Generation of System-on-Chip Devices.  Jauher Zaidi, CEO of Palmchip Corporation and Member, Savant Board of Advisors Savant
    8:00 am - 10:00 am

SoC Design Using Programmable ICs & Structured ASIC

 
    SoC Challenges and Opportunities for Programmable Devices at 90nm and Below. Richard Terrill, Senior Manager, Higher Volume Solutions Xilinx
    How to Achieve ROI in 90nm ASIC Development,  Phillip LoPresti, Associate Vice President and General Manager of the Custom LSI Solutions Strategic Business Unit NEC Electronics
 

SoC Power Supply Management Using an Integrated Programmable Mixed Signal Device. Shyam Chandra, Marketing Manager

Lattice
   

Maximizing the Possible Benefits of Structured ASIC Technology. Ganesh Narayanaswamy, Product Marketing Manager

Altera
     10:00 am - 10:15 am Morning Break  -- Coffee Hosted By Toshiba

 
     10:15 am - 12:15 pm

System-on-Chip Platform Design

 
    Implementing a System-on-Chip Platform Methodology in the Design Flow Requires a New Way of Thinking. Jim Venable, Senior Vice President Palmchip
    Implementing a System-on-Chip Platform for High-Performance Communications Processors.  Lakshmi Mandyam

PowerQUICC III Marketing Manager

Motorola
   

Redefining SoC:  From System-  to Solution-on-Chip. Shri Sundaram, System Engineering Manager

Toshiba
  Accelerating Custom SoC Design Using RapidChip Platform ASIC with System CoreWare IP.  Balraj (Raj) Singh, Senior Marketing Manager, LSI Logic CoreWare Technology Group. LSI Logic
    12:15 pm - 1:15 pm Lunch  
     1:15 pm - 1:45 pm Keynote Speech: New Realities Mandate Fundamental Changes in Competitive Strategies.  Derek Lidow, President and CEO iSuppli
   1:45 pm - 2:15 pm

SoC-Enabled Parallel Processing Platform for IP Storage and Content Delivery Applications. JeanClaude Toma, Vice President, Marketing and Business Development

Xiran
     2:15 pm - 4:15 pm

EDA Tools and Methodologies for Nanometer SoCs

 
   

Front-end Design for Nanometer SoCs. Chi-Ping Hsu, Corporate VP Ė New Synthesis

Cadence Design Systems
    Power Modeling Challenges for 90nm. Robert Jones, Director, Strategic Marketing, Magma's Silicon Correlation Division Magma SCD
    EDA Tools for SoC High-Level Design and Verification. Dave Apte, System Level Design Specialist Summit Design
   

Raising SoC Design Productivity Though Systems That Support Effective Reuse. Pedro Santos, Manager

Synchronicity
     4:15 pm - 4:30 pm Afternoon Break  
    4:30 pm - 6:00 pm

Panel

Panel:  EDA Tools for 90nm and  Post-90nm

Moderator: Dave Bursky, Editor-at-Large, Electronic Design Magazine

Panelists:

1) Steve Carlson, Director, Cadence Synthesis Team

2) Robert Jones, Director, Strategic Marketing, Silicon Correlation Division, Magma

3) John A. Ford, Vice President of Marketing, Virtual Silicon

4) Dr. Wagdy, Professor of Electrical and Computer Engineering, CSU Long Beach

5) Dr. Martine Simard-Normandin, President and CEO, MuAnalysis

 

 
   6:00 pm - 6:15 pm Closing Remarks  
       
       

*Subject to change.  Savant Company Inc. reserves the right to revise or modify the above program at its sole discretion.

Back to Main Conference Page

SAVANT Thanks our Sponsors!

     

     
 

 
     

     

Selected Participating Universities, Companies, and Media (a Partial List)

       
 

 
 

 

   
 

 
 

 

   
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       

Back to Main Conference Page

Copyright © 2004 by Savant Company Inc. All rights reserved. 

 

 

   

 

Home   eLearning Services   Corporate Training   Product Marketing   Seminars   Conferences  

Contact

Info

 

Savant Opportunities