| |
|
|
|
| |
Day One -
Wednesday
November 1 |
Session |
Company or University |
| |
7:00 am - 5:00 pm |
Registration Open All Day |
|
| |
|
|
|
| |
8:00 am - 08:15 am |
Welcome, Opening Remarks, and Conference Updates. Farhad Mafie, President
and CEO |
Savant |
| |
8:15 am - 12:00 pm |
New CPU and DSP Cores for
Complex SoC
Applications
Track Chairman:
Shay Gal-On, EEMBC Director
of Software Engineering & Leader of EEMBC Technology Center |
|
| |
|
The CA1024: SoC with Integral Parallel Architecture for HDTV Processing, Dr. Gheorghe
Stefan, Chief Scientist & co-Founder. |
Connex Technology |
| |
|
Mike
Butts, Architect, Implementing A New, Massively-Parallel, MIMD Computing Fabric
SoC |
Ambric |
| |
|
Dual-ARM
Cores for Complex SoC Designs, Steve
Steele, Director of Data Engines Division, Business Development |
ARM |
| |
9:45 am - 10:00 am |
Morning Coffee Break |
|
| |
|
Keynote Speech: Advances
in Packaging, CMOS Design and Flexible Architectures for New Ultra-Mobile PC
(UMPC). Dr. Dominik Schmidt,
Architect, and
Arup
Gupta, Chief Technology Officer, Consumer Electronics Group
|
Intel |
| |
|
Nanometer
MPSoC Design Using Configured Cores.
Steve Leibson, Technology Evangelist |
Tensilica |
| |
|
Dual-Cores SoC Simplifies Digital Video Systems, Dr. Thanh Tran, Senior Member Technical Staff. |
Texas Instruments |
| |
|
Hitting
the Sweet Spot Between Hard Wired Logic and Programmable DSPs With HiveFlex
Processors for New SoC Applications. George Szanto, Vice President of Marketing |
Philips |
| |
12:00 pm - 1:00 pm
|
Lunch
|
|
| |
1:00 pm - 1:30 pm |
Keynote Speech: From 5000nm to 45nm: A 30 Year Journey in Chip Design
Low Power Challenges in System-on-a-Chip Design. Dr. Mehdi Hatamian, Vice President of Engineering,
DSP Microelectronics |
Broadcom |
| |
1:30 pm - 3:00 pm |
Memory sub-system Advances and Trends
Track Chairman:
Dr. Raman Menon Unnikrishnan. Dean
of the College of Engineering and Computer Science, California State
University, Fullerton
|
|
| |
|
Keynote Speech:
Toward
Low-Power and High-Speed Memory-Based Computing Chips. Dr. Tadao Nakamura,
Professor of Computer Science Tohoku University, Japan. Laureate of IEEE
Taylor L. Booth Award IEEE Fellow. |
Tohoku
University Japan |
| |
|
Eliminating the Compromise – Achieving High Bandwidth/Low Latency Memory
Performance in High-Speed Designs, Todd Dinkelman, Senior Application
Engineer. |
Micron
Technology |
| |
|
How to
Cut Die Cost in Half. Dr. Pierre Fazan, Founder and CTO. |
Innovative
Silicon |
| |
3:00
pm - 3:15 pm |
Afternoon
Coffee Break |
|
| |
3:15 pm - 5:15 pm |
Network-on-Chip (NoC) Architectures for Complex SoCs
|
|
| |
|
Exploiting
Interconnect-Centric Structural Regularity for Cost-Efficient SoC Design.
Marcello Coppola |
ST Microelectronics |
| |
|
"Abstraction Levels for SoC Memory Subsystem Design with MemMax.
Jeff
Haight, Director Technical Marketing & Zainab Al-Shamma, Field
Applications Engineer.
|
SONICS Inc. |
| |
|
Design
and Analysis of A Network-on-Chip (NoC) Processor Architecture.
Dr.
Nader Bagherzadeh |
University of California,
Irvine |
| |
|
High-Performance Interconnects. Dr. Fabrizio Petrini. |
Pacific Northwest National
Laboratory |
| |
5:15 pm - 6:15 pm
Panel |
Panel: Architectural and Performance-Related Challenges for Complex SoCs
Moderator:
Ron
Wilson, Executive Editor, EDN Worldwide.
Panelists:
1.
Mohy
Abdelgany, President and Chief Executive Officer, Newport Media , Inc.
2. Larry Morrell, Vice
President of IP Products, Impinj Inc.
3.
David Fritz, Chief Executive
Officer, Silistix, Inc. |
|
| |
4:30 pm - 8:30 pm
|
Conference Exhibit
& Reception Open
|
|
| |
|
|
|
| |
Day Two - Thursday
November 2 |
Session |
Company or University |
| |
7:00 am - 5:00 pm |
Registration Open |
|
| |
8:00 am - 8:15 am |
Welcome and Opening Remarks, Technology/Market Trends. Farhad Mafie,
President and CEO |
Savant |
| |
8:15 am - 12:00 pm |
Semiconductor
Trends and New Design Approaches for Complex SoCs
|
|
| |
|
HardCopy Structured ASICs A
Superior Design Flow,
Francis Chow, Business Development Manager.
|
Altera |
| |
|
Pre-Mature Claims to Structured ASIC Demise, Rick Mosher, IP Product Manager
Structured Digital Products.
|
AMI Semiconductor |
| |
|
Low Power SoC Design Using Multiple Voltage Islands and
Adaptive Voltage Scaling. Gordon
Mortensen, Engineering Director - Advanced Power |
National Semiconductor |
| |
9:45 am - 10:00 am |
Morning Coffee Break |
|
| |
10:00 am - 12:00 pm |
Keynote Speech: Lessons learned at 65nm that will be applied to 45nm.
Ana Molnar Hunter, Vice
President of Technology |
Samsung |
| |
|
CMOS, Scaling, and the Future CMOS Scaling. Has it bottomed
out? Ray
Abrishami, Senior Director of Wireless Business Group
|
Fujitsu Microelectronics |
| |
|
Nanotechnology: High-Performance Electronics based on ZnO
Nanowires, Dr. Jia Grace.
|
University of California,
Irvine |
| |
|
SerDes
Modeling Challenges in complex SoC and Solutions using IBISv4.1, Syed B.
Huq, Senior Hardware Engineering Manager.
|
Cisco |
| |
12:00 pm - 1:00 pm |
Lunch |
|
| |
1:00 pm - 1:30 pm |
Keynote Speech: Avoiding the Death of The SoC Venture, A New Player is
Born. Dr. Juan-Antonio Carballo,
Venture Strategy Executive. |
IBM |
| |
1:30 pm - 5:15 pm |
EDA Tools and
Design Methodologies for Complex SoCs
|
|
| |
|
The Quiet Revolution.
Steve Carlson,
Vice President. |
Cadence Design Systems
|
| |
|
What’s Up? Growth Areas in the
Electronics Industry. John Gallagher, Senior Director ASIC Synthesis
Marketing
|
Synplicity |
| |
|
High-level
to RTL Equivalence and Model Checking of High-Level Designs.
Dr. Carl Pixley |
Synopsys
|
| |
3:00 pm - 3:15 pm |
Afternoon Coffee Break |
|
| |
|
Innovations in Yield Learning,
Dr. Stephen Pateras, Senior Director.
|
LogicVision
|
| |
|
C-RTL
Equivalence Checking: The bridge between ESL and RTL, Dr. Gagan Hasteer,
Vice President of Engineering and Co-Founder.
|
Calypto
|
| |
|
Chip
Instrumentation Solutions for SoC Analysis. Dr. Neal Stollon, Director of
Technical Marketing. |
First Silicon Solutions
|
| |
|
Future
direction of virtual system prototyping, Dr. Rob Bedichek, Vice President of
Engineering.
|
VaST
Systems Technology
|
| |
5:15 pm - 6:15 pm
Panel |
Panel: EDA
Challenges for Complex SoC and ASIC Designs
Moderator: Dave Bursky,
Editor-at-Large, EETimes
Magazine
Panelists:
1.
Dr. Ramon Acosta, Vice
President of Engineering, Nascentric Inc.
2.
Jerry
Frenkil, CTO, VP and General Manager, Silicon Business Unit
Sequence Design.
3. Max Lloyd, President and CEO, ViASIC
4.
Robert Jones, Sr. Director, Custom Design Business Unit,
Magma Design Automation
5. Dr.
Heinrich Meyr, RWTH Aachen University and Chief Scientific Officer CoWare.
6. Dr.
Adriaan Ligtenberg, President, CEO and co-founder of Takumi Technology.
|
|
| |
|
|
|
