From Savant
Corporate Training
Custom Reports
Product Marketing
Seminars
Conferences
Intelligence Reports
The Savant Report
Calendar of Events
Free eNewsletter

About Savant

Client Testimonials
Savant Mission
Founder
Advisory Board
Savant Affiliates
Join Savant
Contact Info
Savant Opportunities
Press
Home
 

 

2nd International System-on-Chip (SoC) Conference

Program Summary*

 

       
 

Day One

  Company
 

Wednesday,

November 3

Session

or

      University
    7:00 am - 5:00  pm Registration Open All Day  
       
    8:00 am - 8:15  am Welcome and Opening Remarks, Technology/Market Trends. Farhad Mafie, President and CEO Savant
    8:15 am - 8:45  am Semiconductor Market Update. Jordan Selburn, Principal Analyst, Core Silicon iSuppli
    8:45 am - 9:15  am Keynote Speech: Dr. Giovanni De Micheli, Stanford University
    9:15 am - 9:45  am Keynote Speech: "Trends in ASIC/FPGA Market," Dr. Ivo Bolsens, Chief Technical Officer Xilinx
    9:45 am - 10:00 am

Morning Break

 
    10:00 am - 12:00 pm

New Trends and Approaches in ASIC and SoC Design

Track Chairman: John Miklosz

Editor-in-Chief/Publisher of SOCcentral.com

 
    Benefits of Custom ASSP vs ASIC. Jauher Zaidi, CEO of Palmchip Corporation and Member, Savant Board of Advisors Palmchip
   

SoC Design Using Programmable ICs & Structured ASICs. Alain Bismuth,  Vice President, HardCopy Product Group

Altera
   

FPGAs vs. Structured ASICs:  Low-Cost, Volume Solution for SoC Design. Patrick Dorsey, Director, EasyPath FPGAs and Configuration Products.

Xilinx
    Structured/Platform ASICs:  Are They Painkillers or Vitamins for the Electronics Industry? John Gallagher, Director ASIC Synthesis Marketing Synplicity
    12:00 pm - 1:00 pm

Lunch

 
    1:00 pm - 1:30 pm Keynote Speech:  Verification Discontinuities in the Nanometer Age. Robert Hum, Vice President & General Manager of Design Verification and Test Mentor Graphics
    1:30 pm - 2:30 pm

EDA Tools and Methodologies for 90nm and Beyond

[Sponsored by Atrenta Corporation]

 
    Front-End Design for Nanometer SoCs. Steve Carlson, Director Cadence Design Systems
   

Instantly Create SoC Hardware Blocks from C Algorithm Descriptions.  Steve Roddy, Director of Product Marketing

Tensilica
    2:30 pm - 2:45 pm Afternoon Break -- Coffee Hosted by Mentor Graphics

 
    2:45 pm - 4:15 pm  Managing Power Characterization at 130nm and Below.  Dennis George, Director, Product Marketing Magma
   

Trends in SoC Testing & Verifications. Dr. Tamara Papalias, Department of Electrical Engineering

San Jose State University
    Multi-Core Virtual Prototypes in the Pre- and Post-Silicon Phase. Davorin Mista, Engineering Manager ESL Tools ARM
    4:15 pm - 4:30 pm Afternoon Break  
  4:30 pm - 5:45 pm

Panel

Panel:  EDA Tools and Methodologies for 90nm and Beyond

Moderator:  Michael Santarini, Senior EDA Editor at EE Times.

Panelists:

1. Rich Goldman, Vice President of Strategic Market Development, Synopsys, Inc.

2. Robert Hum, Vice President & General Manager of Design Verification and Test, Mentor Graphics

3. Steve Carlson, Director Synthesis Team, Cadence Design Systems

4. Dennis George, Director, Product Marketing, Magma

5. Dr. Bernard Murphy, Chief Technology Officer, Atrenta

 

 
       
 

Day Two

  Company
 

Thursday,

November 4

Session

or

      University
    7:00 am - 05:00 pm Registration Open  
       
    8:00 am - 08:15 am Welcome, Opening Remarks, and Conference Updates. Farhad Mafie, President and CEO Savant
    8:15 am - 08:45 am

Keynote Speech: "IP Valuation Trends in the Context of Open Core Architectures", Dr. Juan-Antonio Carballo, Venture Strategy Executive

IBM
    8:45 am - 10:45 am

Revitalizing the IP Model for SoC/ASIC Design

[Sponsored by Toshiba America Electronic Components, Inc.]

 
    IP - Art or Science? Ronnie V. Vasishta,  Vice President of Technology Marketing LSI Logic
    IP Integration Challenges in ASIC/SoC Design, Steve Williams, Business Development Manager, ASIC & Foundry Business Unit Toshiba
   

IP Quality Metrics and Their Application. Kathy Werne, Reuse Manager

Freescale Semiconductor
   

A Fabless ASIC Model Based on Aggregation. Dr. Naveed Sherwani, Co-Founder, President & CEO

Open Silicon
    10:45 am - 11:05 am

Morning Break --Coffee Hosted by LSI Logic Corporation

 
  11:05 am - 12:00 am

Panel

 

Panel:  Revitalizing the IP Model for SoC/ASIC Design

Moderator:  Dr. Jim Lipman, Contributing editor for TechOnLine and SOCCentral; VP of Business Development and Client Services at Cain Communications

Panelists:

1. Ronnie V. Vasishta,  Vice President of Technology Marketing, LSI Logic Corporation

2. Guri Stark, Vice President, Synopsys

3. Richard Tobias, Vice President of the ASIC and Foundry Business Unit, Toshiba America Electronic Components, Inc.

4. Dr. Juan-Antonio Carballo, IBM

5. Dr. Naveed Sherwani, Co-Founder, President & CEO, Open Silicon

6. Kathy Werner, Reuse Manager, Freescale

 

 
    12:00 pm - 1:00 pm Lunch  
    1:00 pm - 3:00 pm

CPUs and DSPs for SoC Platform Design 

 
   

Breaking Processor Core I/O Bottlenecks with Ports and Queues. Steve Leibson, Technology Evangelist

Tensilica

    Platform design for high volume and CE devices, Charlie Cump, Vice President of Sales Elixent
    The MXP5800 Media Processor - Intel Media Processor, Louis Lippincott, Senior Engineering Manager, Consumer Electronics Group Intel
   

From Homogeneity to Application Specific Processors. David Fritz, Vice President of Business Development

ARC International
    3:00 pm - 03:15 pm Afternoon Break  
    3:15 pm - 04:15 pm

OMAP:  Foundation of Future SoCs. Dr. Thanh Tran, Senior Member Technical Staff.

Texas Instruments

    ARM's Data Engine Technology for Multimedia Applications, Dave Steer, Director of Segment Marketing ARM
 

 4:15 pm - 5:15 pm

Panel

Panel: CPUs and DSPs for SoC Platform Design

Moderator: Dave Bursky, Editor-at-Large, Electronic Design Magazine

Panelists:

1. Steve Leibson, Technology Evangelist, Tensilica

2. Arup Gupta, Chief Technology Officer, Consumer Electronics Group, Intel

3. Dave Steer, Director of Segment Marketing, ARM Inc.

4. Dr. Thanh Tran, Senior Member Technical Staff,  Texas Instruments Inc

5. Ralph Weir, Director of Technical Marketing, Elixent

6. David Squires, Director of Marketing, DSP Division, Xilinx, Inc.

 

 
  4:30 pm - 8:30 pm

 

Conference Exhibit & Reception Open

 

 
       

*Program is subject to change.  Savant Company Inc. reserves the right to revise or modify the above program at its sole discretion.

Back to Main Conference Page

SAVANT Thanks Our Sponsors!

     

Platinum Sponsor

 

 

Platinum Sponsor

  

     

 

Gold Sponsor

 

     

 

Gold Sponsor

 

     

Conference Sponsors

     

     

     

     

 

     

     

 

Back to Main Conference Page

 

Selected Participating Universities, Companies, and Media

(a Partial List)

       
 

 
 

 

   
 

 
 

 

   
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       
 

 
       

Back to Main Conference Page

Copyright © 2004 by Savant Company Inc. All rights reserved. 

 

 

   

Home

Calendar of Events Corporate Training Custom Reports Product Marketing Seminars Conferences Intelligence Reports The Savant Report Savant Mission Advisory Board Savant Affiliates

Join

Savant

Contact

Info

Savant Opportunities

Press